PRACTICAL-5

Theory

**Design of Registers and Counterss :**

In a sequential circuit the present output is determined by both the present input and the past output. In order to receive the past output some kind of memory element can be used. The memory element commonly used in the sequential circuits are time-delay devices. The block diagram of the sequential circuit-



A circuit with flip-flops is considered a sequential circuit even in the absence of combinational logic. Circuits that include flip-flops are usually classified by the function they perform. Two such circuits are registers and counters:


1. **Register**is a group of flip-flops. Its basic function is to hold information within a digital system so as to make it available to the logic units during the computing process.
2. **Counter**is essentially a register that goes through a predetermined sequence of states.

There are various different kind of **Flip-Flops**. Some of the common flip-flops are: R-S Flip-Flop, D Flip-Flop, J-K Flip-Flop, T Flip-Flop. The block diagram of different flip-flops are shown here -



 **RS flipflop**If R is high then reset state occurs and when S=1 set state.the both cannot be high simultaneouly. this input combination is avoided.

 **JK flipflop**If J and K are both low then no change occurs. If J and K are both high at the clock edge then the output will toggle from one state to the other.




 **D flipflop**The D flip-flop tracks the input, making transitions with match those of the input D. It is used as data store.

 **Tflipflop**The T or "toggle" flip-flop changes its output on each clock edge,

**Types of Registers:**


* **4-bit Serial-in Serial-out**

4 bit serial-in serial-out register accepts digital data serially that is one bit at the time on one line. It produces the stored information on its output also in serial form. This is a shift register, as The binary number is "Shifted" one bit at time from one flip flop to the next. The block diagram is-




* **4-bit Serial-in Parallel-out**

In serial-in parallel-out register the data are loaded serially and read out in parallel. The block diagram is-




* **4-bit Parallel-in Serial-out**

In parallel-in serial out register the bits are entered simultaneously into their respective stages on parallel-lines, rather than on a bit-by-bit basis on one line as with serial data inputs and output is read out out parallaly. The block diagram is-



* **4-bit Parallel-in Parallel-out**


In parallel-in parallel out register the data is loaded in parallel and shifted out serially. The block diagram is-



**Types of Counters:**


* **4-bit Synchronous Binary Counter**

A counter is a sequential circuit that moves through a predefined sequence of states upon applying of clock pulses. The sequence of states may follow the binary number sequence or an arbitrary manner (no sequence). The simplest example of a counter is the binary counter which follows the binary number sequence. An n-bit binary counter contains n flip-flops and can count binary numbers from 0 to (2n -1)(up counter which is incremental, if it counts decrementally it is then down counter). logic diagram of 4 bit synchronous counter-




* **4-bit Synchronous Ring Counter**

If the output of a shift register is fed back to the input. a ring counter results. The data pattern contained within the shift register will recirculate as long as clock pulses are applied. logic diagram of synchronous ring counter-




Timing diagram:




* **4-bit Synchronous Johnson Counter**

If the complement output of a ring counter is fed back to the input instead of the true output, a Johnson counter results. This "reversed" feedback connection has a profound effect upon the behavior of the otherwise similar circuits. Recirculating a single 1 around a ring counter divides the input clock by a factor equal to the number of stages. Whereas, a Johnson counter divides by a factor equal to twice the number of stages. logic diagram of synchronous Johnson counter-



Timing Diagram-



**Design Issues :**

The four different types of flip-flops are supplied here. One can easily build any register or counter using those flip-flop and different logic gates. But the clock input is under development, so it is not possible now to build any register or counter completely.

OBJECTIVE:

**Objective of designing registers:**

1. to understand the shifting of data
2. to examine the behavior of different modes of data input and data output(serial-in serial-out, serial-in parallel-out, parallel-in serial out,parallel-in parallel-out)
3. to make use of shift register in data transfer
4. developing skills in the designing and testing of sequential logic circuits
5. developing skills in analysing timing signals

**Objective of designing counters:**

1. understanding the concept of counting upto certain limiting value and returning back to the start state from final state
2. understanding the generation of timing sequences to control operations in a digital system
3. developing skills in the design and testing of counters for given timing sequences
4. developing skills in generating timing signals

**Recommended learning activities for the experiment:** Leaning activities are designed in two stages, a basic stage and an advanced stage. Accomplishment of each stage can be self-evaluated through the given set of quiz questions consisting of multiple type and subjective type questions. In the basic stage, it is recommended to perform the experiment firstly, on the given encapsulated working module, secondly, on the module designed by the student, having gone through the theory, objective and procuder. By performing the experiment on the working module, students can only observe the input-output behavior. Where as, performing experiments on the designed module, students can do circuit analysis, error analysis in addition with the input-output behavior. It is recommended to perform the experiments following the given guideline to check behavior and test plans along with their own circuit analysis. Then students are recommended to move on to the advanced stage. The advanced stage includes the accomplishment of the given assignments which will provide deeper understanding of the topic with innovative circuit design experience. At any time, students can mature their knowledge base by further reading the references provided for the experiment.

* color configuration of wire for 5 valued logic supported by the simulator:
* if value is UNKNOWN, wire color= maroon
* if value is TRUE, wire color= blue
* if value is FALSE, wire color= black
* if value is HI IMPEDENCE, wire color= green
* if value is INVALID, wire color= orange

**Test plan:**

1. Give input and free running clock to the shift register as 10101 and check whether after 5 clock operation register output is set or not.
2. Take a mod-6 counter. use free running clock and check whether after 6 clock operation register output is set or not.

Use Display units for checking output. Try to use minimum number of components to build. use free running clock input to the flip-flop. The pin configuration of the canned components are shown when mouse hovered over a component or by using 'show pinconfig'button.

**Assignment Statements :**

1. Design 4-bit synchronous up and down counter.
2. Design a 5-bit Shift Registers using the flip-flops and check the output.
3. Design a 5-bit ring counter and a johnson counter.
4. Design a mod-6 counter.

Procedure:

**Design of Registers and Counterss:**

**Guideline to perform the experiment:Designing 4 bit shift register(serial in serial out)**

1. Start the simulator as directed.This simulator supports 5-valued logic.
2. To design a 4 bit shift register (right shift), we need 4 MSD flipflop, 1 free running clock, 1 Bit switch (which will act as input to the left most flipflop), 4 Bit display(to see the output of individual flipflops so that the shifting can be seen with the clock input), wires.
3. The MSD flipflop component is in the sequential circuit drawer in the pallet. The pin configuration is shown whenever the mouse is hovered on any canned component of the palette or press the 'show pinconfig' button. Pin numbering starts from 1 and from the bottom left corner(indicating with the circle) and increases anticlockwise.
4. For MSD flipflop input is in pin-5, output(Q) is in pin-4, clock is in pin-8
5. click on the MSD flipflop component in the pallet and then click on the position of the editor window where you want to add the component(no drag and drop, simple click will serve the purpose), likewise add 4 MSD flipflops, 1 free running clock, 1 Bit switche and 4 bit Displayes(from Display and Input drawer of the pallet,if it is not seen scroll down in the drawer)
6. To connect any two components select the Connection menu of Palette, and then click on the Source terminal and click on the target terminal. connect all the components, connect the clock to the pin-8 of all the MSD flipflops, connect a bit switch to the pin-5(Q) of the left most MSD flipflop, connect 4 bit displayes to the pin-4 of 4 MSD flipflops, connect the Q output of the previous flipflop to the D(pin-5) input of the next flipflop.
7. To see the circuit working, click on the Selection tool in the pallet then give input by double clicking on the bit switch, to the left most D flipflop at pi-5(let it be 1), start the clock now check the output and see how the 1 is shifting from left to right.

**Components :**

To build any register or counters, we need :

1. Flip-Flops.
2. Logic Gates.
3. Wires to connect.

In case of counters the number of flip-flops depends on the number of different states in the counter.